:::
Seminar paper
Year2015
Paper type會議論文
Paper levelSCI
Paper title (chapter)A New Quasi-2D Compact Threshold Voltage Model for Junctionless Surrounding-gate (JLSRG) MOSFETs with the Interface Trapped Charge
Name of conference2015 IEEE International Symposium on next generation electronics (ISNE2015)
Conference starting time2015-05-04
Conference closing time2015-05-06
Name of author (Chinese)Te-Kung Chiang
Name of author (English)Te-Kung Chiang
AuthorsT.K. Chiang, and Yi-Hung Chiu
Number of authors2
Author's typeFirst Author
LocationTaipei,Taiwan

Calendar

« June 2019»
Mon.Tue.Wed.Thu.Fri.Sat.Sun.
     0102
03040506070809
10111213141516
17181920212223
24252627282930
Decorative image

Decorative image

Decorative image

Gallery

Decorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative image
Read more
cron web_use_log