:::
Seminar paper
Year2015
Paper type會議論文
Paper levelSCI
Paper title (chapter)A New Quasi-2D Compact Threshold Voltage Model for Junctionless Surrounding-gate (JLSRG) MOSFETs with the Interface Trapped Charge
Name of conference2015 IEEE International Symposium on next generation electronics (ISNE2015)
Conference starting time2015-05-04
Conference closing time2015-05-06
Name of author (Chinese)Te-Kung Chiang
Name of author (English)Te-Kung Chiang
AuthorsT.K. Chiang, and Yi-Hung Chiu
Number of authors2
Author's typeFirst Author
LocationTaipei,Taiwan

Calendar

« March 2019»
Mon.Tue.Wed.Thu.Fri.Sat.Sun.
    010203
04050607080910
11121314151617
18192021222324
25262728293031
Decorative image

Decorative image

Decorative image

Gallery

Decorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative imageDecorative image
Read more
cron web_use_log