"Effect of gate capping configurations and silicon-on-insulator thickness with external stresses on partially depleted metal-oxide-semiconductor field-effect transistors" , J. Vac. Sci. Technol. B , 29 , 1 , pp01A904-1-01A904-4 ,2011, (SCI)
Click Num:
