Jump to the main content block
Your browser does not support JavaScript functionality. If the webpage function cannot be used properly, please enable the browser's JavaScript status
Menu
Burger Button
Home
NUK
Site map
繁體中文
Burger Button
Introduction
Overview
Department Logo
Transportation
Announcements
Latest News
Courses
Events
Admissions
Members
Faculty
Staff
Labs
Emeritus Faculty
STUDENT
Bachelor
Master
PhD
Downloads
Department Administration
Forms
Faculty Resources
Shared Research Facilities
Admission
Home
江德光/研討會
A Novel Effective-Conducting-Path-Induced Scaling Length Model and Its Application for Assessing Short-Channel Performance of Multiple-Gate MOSFETs
A UNIFIED QUANTUM SCALING LENGTH MODEL FOR NANOMETER MULTIPLE-GATE MOSFETS
A Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs
A New Short-Channel-Effect-Degraded Subthreshold Behavior Model for Elliptical Gate-All-Around MOSFET
A Quasi-3-D Subthreshold Current/Swing Model for Fully Depleted Quadruple-Gate (FDQG)MOSFETs
A Short-Channel-Effect-Degraded Noise Margin Model for Junctionless Quadruple-Gate MOSFETs Working on Low Power CMOS Logic Gates
A New Device-Physics-Based Average DC Power Model for Quadruple-Gate MOSFET Working on Low-Power CMOS Substhreshold Logic Gates
A New Quasi-3-D Subthrehold Behavior Model for Short-Channel Double-Fin Multi-Channel FETs (DFMcFETs)
A Novel Noise Margin Model of Surrounding-gate MOSFET Working on Subthreshold CMOS Logic Gates
A New Noise Margin and Average Static Power Model for Junctionless Double-gate FETs (JLDGFET) Working in Subthreshold Logic gate
A New Threshold Voltage Model for Short-Channel Junctionless Inverted T-Shaped Gate FETs (JLITFET)
A New Quasi-3D Subthreshold Current Model for Junctionless Tri-Gate (JLTG) MOSFETs with the Interface Trapped Charges
1
2
3
4
5
6
>
>>
Total
6
Page
Go to
Go
Login Success
Close (Esc)
Share
Toggle fullscreen
Zoom in/out
Previous (arrow left)
Next (arrow right)